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Abstract—This paper presents a physics-based model for the
threshold voltage in bulk MOSFETs valid from room down to
cryogenic temperature (4.2K). The proposed model is derived
from Poisson’s equation including bandgapwidening, intrinsic
carrier-density scaling, and incomplete ionization. We demon-
strate that accounting for incomplete ionization in the expression
of the threshold voltage is critical for an accurate estimation of
the current. The model is validated with our experimental results
from nMOSFETs of a 28-nm CMOS process. The developed
model is a key element for a cryo-CMOS compact model and
can serve as a guide to optimize processes for high-performance
cryo-computing and ultra-low-power quantum computing.
I. INTRODUCTION
Remarkable progress towards a silicon quantum computer
in recent years has attracted attention to the operation of VLSI
technologies at deep-cryogenic temperatures (< 10 K) [1]–
[6]. Dedicated cryo-CMOS circuits can reduce the overhead
associated with the initialization, manipulation, coupling, and
read-out of qubits. The power consumption of the CMOS
circuits envisioned for qubit control is severely limited (≈
1 W at 4.2 K). At the same time, the circuits need to meet
sharp timing constraints on the control pulses applied to the
qubits. This delicate trade-off between power consumption and
performance at cryogenic temperatures ultimately asks for an
accurate model of the MOSFET threshold voltage (VT ).
Besides quantum computing, temperature scaling can also
provide a performance booster for conventional computing ap-
plications, if harnessed carefully. As shown in Fig. 1, cryogenic
operation does not improve the on-state current (ION ) of small
commercial devices at the maximum supply voltage (VDD).
Furthermore, the available overdrive voltage (VDD − VT ) is
reduced by the substantial increase of VT down to cryogenic
temperatures (∆VT ≈ 0.1 – 0.2 V). However, there is room for
improvement since the leakage current is extremely low at
cryogenic temperature. The I − V curve can thus be shifted
by selecting a custom work function difference and/or doping,
hence supporting a larger VDD − VT for high performance
applications or a scaled VDD for ultra-low power applications.
Importantly, both technology optimization and the use of
commercial devices require that VT can be accurately pre-
dicted. Since the MOSFET turns on over a few millivolts at
cryogenic temperatures, a small mis-prediction of VT leads to
orders of magnitude difference in the drain current. To arrive
at the most accurate model for VT , incomplete ionization of
the dopants and other low-temperature phenomena need to be
taken into account by starting from the physics. While many
models have been proposed so far for the VT at low tem-
perature, they are either semi-empirical, validated only down
to moderate cryogenic temperature, or not accounting for the
various physical phenomena contributing to the temperature
dependence of VT [7]–[10]. For instance, the physics-based
model from Jaeger and Fox [8] is valid down to 77 K and
does not account for the dopant freezeout. Recently, Dao et
al. [10] derived a VT model valid down to 6 K by introducing
two empirical parameters to account for the field-assisted
ionization of the dopants. In this work, we demonstrate that
both freezeout and field-assisted ionization are accounted
for by a single incomplete-ionization term in the Poisson-
Boltzmann equation. This results in an entirely physics-based,
long-channel VT model without introducing fitting parameters.
II. CRYOGENIC MEASUREMENTS IN 28-NM CMOS
Low-temperature measurements were performed in the four
n-type width-over-length device-corners of a 28-nm bulk
CMOS process. After cooling a Lakeshore CPX cryogenic
probe station to its 4.2-K base temperature, the station was
heated to 298 K with intermediate temperature steps at 20,
36, 50, 77, 110, 160, and 210 K. The transfer character-
istics in linear (VDS = 5 mV) and saturation (VDS = 0.9 V)
were acquired using a Keysight B1500A device analyzer.
Temperature-variable probes were used on the bulk and source
contact pads to ensure the same bulk reference at the different
temperature steps. The measurements in saturation are shown
in Fig. 1. VT was extracted using a linear extrapolation method
from the maximum transconductance and ∆VT is shown in
Fig. 2(a). For all devices, a monotonic VT increase is obtained,
leveling off in the deep cryogenic regime (below ≈ 50 K). The
drain-induced barrier lowering (DIBL) [Fig. 2(b)] follows a
similar trend and is highest for a narrow-long device.
III. OVERVIEW OF VT TEMPERATURE DEPENDENCES
We assume an n-type MOSFET with uniform acceptor
doping density (NA) in the silicon body [Fig. 3(a)]. The source
and drain junctions can be assumed completely ionized at all
temperatures due to impurity-band formation as a result of
degenerate doping [9]. Based on the MOSFET band diagrams
in Fig. 3, we discuss the physical phenomena that impact the
VT of a large MOSFET. The vacuum energy level (Evac) is
taken as the reference and a potential drop (ψ) is defined with
respect to the intrinsic energy level Ei in the bulk (Ei,b), i.e.,
ψ = −(Ei − Ei,b)/q, where q is the elementary charge.
1) Bandgap Widening and Scaling of Fermi-Dirac Occu-
pation Function: The Si bandgap increases from ≈ 1.12 to
1.17 eV from 298 to 4.2 K, plotted in Fig. 4. The Fermi-Dirac
occupation function f(E) scales exponentially, approaching
a step function at 4.2 K [compare f(E) in Fig. 3(b) and
(d)]. More band bending is required to generate sufficient
overlap of f(E) with the density-of-states (DOS) in the
conduction band. Both phenomena will thus act to increase
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Fig. 1. Low-temperature measurements down to 4.2 K in a 28-nm CMOS
process (VDS = 0.9 V). In contrast with large devices (a), small devices (d)
do not typically feature a cryogenic temperature-induced improvement of ION
at VDD = 0.9 V. Shifting the I − V curve through technology optimization
can solve this problem but requires accurate knowledge of VT .
(a)
(b)
Fig. 2. a) Shift in VT in saturation from Fig. 1 (VDS = 0.9 V, filled markers)
and linear (VDS = 5 mV, open markers). b) DIBL versus temperature.
VT . The effective masses and the DOS are assumed to have
a negligible temperature dependence compared to f(E) [7].
2) Intrinsic Carrier-Density Scaling: The Boltzmann statis-
tics is validated for the deep-cryogenic temperatures [11]. The
intrinsic carrier density (ni) is thus given by the expression
with exponential dependence on −Eg and 1/T . Respectively,
the Eg widening and f(E) scaling thus strongly decrease ni.
3) Increase in Bulk Fermi-potential: The decrease in ni
is sufficiently strong to make the Fermi potential (assuming
complete ionization) increase, given by ΦF = UT ln(NA/ni)
[Fig. 3(b) vs. 3(c)], despite its direct dependence on UT =
kT/q, the thermal voltage. Indeed, in order to satisfy charge
neutrality in the case of a completely ionized NA at 4.2 K
[pp = ni exp(ΦF/UT ) = NA], EF needs to lie very close to
the valence band edge (Ev) to compensate for ni [Fig.3(c)].
The increase in ΦF ranges from about 0.1 V to 0.5 V depending
on NA, as shown by the dashed lines in Fig. 4. It can be
checked that limT→0 K ΦF = Eg/2. This increase in ΦF
constitutes a large portion of the VT increase. However, the ΦF
increase is too strong and not sufficiently accurate. At 4.2 K,
the silicon body would be degenerate (Eg/2 − ΦF < 3kT ),
which does not stroke with the measured electrical behavior
in MOSFETs at 4.2 K. Incomplete ionization of NA needs to
be taken into account in the Fermi potential to avoid this.
4) Incomplete Ionization (thermal): Returning back to the
charge neutrality, this gives pp = N−A = NAf(EA), where
f(EA) is the ionization probability of the dopants, both due
to temperature (thermal ionization) and the applied voltages
(field-assisted ionization). Under charge neutrality, the field is
zero and thus f(EA) equals the thermal ionization probability,
given by fθ = 1/{1+α exp [Φ∗F + VSB ]}, plotted in Fig. 6(b).
Below fθ ≈ 20%, the silicon body will enter freezeout. At
4.2 K, incomplete ionization results in the position of E∗F
instead of EF in Fig. 3(c), or mathematically:
Φ∗F = UT ln
NA
ni︸ ︷︷ ︸
ΦF
−UT ln 1 +
√
1 + (4αNA)/ni
2︸ ︷︷ ︸
∆ΦF
, (1)
where α = gA exp [(EA − Ei)/(kT )] = gA exp (−ΦA/UT ).
The acceptor potential ΦA , (Ei −EA)/q as well as Φ∗F are
shown in Fig. 4 with solid lines. The function ∆ΦF = ΦF−Φ∗F
is plotted in Fig. 6(a) for different NA and is in the order
of millivolts. It can be checked that limT→0 K ∆ΦF = δ/2
with δ = EA − Ev = 0.045 eV, for typical, hydrogen-like
Si:B doping and thus limT→0K Φ∗F = ΦA + δ/2 as shown in
Fig. 4. It might seem that ∆ΦF due to incomplete ionization is
negligible for VT at cryogenic temperatures compared to the
overall increase of ΦF or Φ∗F in Fig. 4. However, Fig. 5 shows
a large discrepancy in inverted density (np) at 2ΦF and 2Φ∗F.
5) Incomplete Ionization (field): A second effect associated
with the incomplete dopant ionization is the process of the
frozen-out dopants ionizing due to the field, as shown by
the band bending in Fig. 3(d). However, this field-assisted
process of ionization (e.g., Poole-Frenkel [12]) happens in
early depletion and is already completed near the surface
before reaching the on-set of strong inversion where VT is
evaluated. This process can thus be possibly neglected in VT
and is not a justification for fitting parameters as done in [10].
IV. ANALYTICAL VT MODEL
From standard MOS device physics it follows that the gate-
to-bulk voltage is given by VGB = ψs+Φms+εsiEs(ψs)/Cox,
where ψs is the surface potential, εsi the silicon permittivity,
Fig. 3. a) Cross-section of an nMOSFET with incomplete ionization of NA (thermal ionization probability given by fθ . and thermal + field-assisted ionization
given by f = Fermi-Dirac). Band diagrams from interface to bulk are shown: b) flat-band at 298 K, c) flat-band at 4.2 K (pp = N−A gives Φ
∗
F, pp = NA gives
ΦF), and d) strong-inversion threshold in the strict meaning (np = N
−
A ). To reach this point, a band bending of 2qΦ
∗
F is needed when including incomplete
ionization. An additional band bending over q∆ΦF = qΦF − qΦ∗F is needed to increase the inverted electron density from np = N−A to np = NA.
Es the electric field normal to the semiconductor/oxide inter-
face, Cox the gate oxide capacitance, and Φms the difference
between the metal (Φm) and the semiconductor (Φs) work
functions. Note that we do not take into account the oxide
and interface-trapped charges. The threshold voltage is usually
defined as the VGB evaluated at a given value of ψs, i.e., the
inversion threshold ψ′s, for which np equals the totally ionized
NA. Note that in the strict meaning of the inversion threshold
when incomplete ionization is present, we have to define the
threshold at np = N−A , since then the density of carriers in the
channel has been inverted from the flatband case (pp = N−A ).
However, this density can be very low due to freezeout and
it is thus more meaningful to keep defining the threshold at
np = NA. The temperature dependence of the four terms of
VT are investigated separately below:
1) ψ′s: Near 298 K, the inversion threshold is taken at
2ΦF since then np = NA when complete ionization can be
assumed. However, this threshold needs to be reassessed for
the low and cryogenic temperatures. From np = NA, we find
that ψ′s = UT ln(NA/ni) + Φ
∗
F + Vch(x) + VSB , where Vch
is the channel voltage. We evaluate VT at source (x = 0)
and assume VSB = 0. It can be checked that this yields back
2ΦF for complete ionization (α = 0). However, using (1), the
correct inversion threshold is ψ′s = ΦF +Φ
∗
F = 2Φ
∗
F +∆ΦF =
2ΦF −∆ΦF, and not 2ΦF, nor 2Φ∗F.
2) Φms: From Fig. 3 we can obtain that Φms = Φm −
(χ+ Eg/2 + Φ
∗
F). EF,m is assumed temperature independent
due to metallic gate (or degeneracy in poly-Si). Due to lack
of available data on the temperature dependence of χ in
silicon down to 4.2 K, it is assumed that χ decreases with
the same amount as Eg increases. Under these assumptions,
the temperature dependence of Φms is defined by Φ∗F.
3) εsiEs(ψ′s)/Cox: The temperature dependences of εsi
and Cox can be assumed negligible. From the Poisson-
Boltzmann equation, ∂2ψ(y)/∂y2 = −ρ(ψ)/εsi, including
incomplete ionization, Es in depletion can be derived as [11]:
Es = (UT /LD)
√
ψs/UT + F , where ψs is the surface po-
tential, LD =
√
εsiUT /(2qNA), and F an extra term due
to the incomplete ionization of NA, given by F = ln fθ +
Fig. 4. Fermi potential in an nMOSFET as a function of T and NA assuming
complete ionization [ΦF = UT ln(NA/ni)] versus incomplete ionization[
Φ∗F from (1)
]
. Freezeout of the p-type bulk happens when Φ∗F > ΦA [=
when E∗F 6 EA in Fig. 3(c)]. Critical freezeout temperatures can be identified
for given NA at Φ∗F = ΦA. The difference between ΦF and Φ
∗
F is ∆ΦF.
ln{1 + α exp [(−ψs + Φ∗F + Vch + VSB) /UT ]}. The second
term, dependent on ψs, is due to the field-assisted ionization
process. Evaluating Es at ψ′s = 2ΦF−∆ΦF +Vch+VSB gives
Es(ψ′s) =
UT
LD
√
2ΦF −∆ΦF
UT
+ ln fθ + ln
(
1 + αe
−ΦF
UT
)
,
(2)
for Vch =VSB = 0. As evidenced by Figs. 6(c)-(d), the two
logarithmic terms can be neglected tolerating a ≈ 1% error on
the electric field. This approximation can be viewed as neglect-
ing the field-assisted ionization process which is completed at
threshold (ψs  0). Note that the different inversion threshold
due to incomplete ionization, 2ΦF −∆ΦF, is still taken into
account. Considering all the temperature dependences together
from the previous subsections, VT is derived at the source as:
VT = 2ΦF−∆ΦF+VSB+Φ′m−Φ∗F+Γb
√
2ΦF −∆ΦF + VSB .
(3)
31
2
4
holes                    fixed charges              electrons
Fig. 5. Surface charge densities. (1) f(E) scaling leads to a steeper turn-on of
pp in accumulation, and, similarly, of np in inversion. (2) Both 2ΦF and 2Φ∗F
increase when temperature decreases. (3) The lower 2Φ∗F vs. 2ΦF is crucial
at 4.2 K leading to a much lower inverted electron density. (4) Delayed turn-
on of the fixed charges at 4.2 K due to the gate-voltage-dependent ionization
of the frozen-out dopants. (NA = 1018 cm−3, Vch = 0).
where Φ′m = Φm − (χ+Eg/2) and Γb =
√
2qNAεsi/Cox. It
is now interesting to develop the error introduced by assuming
complete ionization at all temperatures in (3) (Φ∗F = ΦF,
∆ΦF = 0), reducing VT to V coT = VT (ψ
′
s = 2ΦF). The
absolute error V coT − VT (note that V coT > VT ) is not large
(millivolts) compared to a typical VT at 4.2 K in a commer-
cial device (≈ 0.4 V). However, due to the steepness of the
subthreshold swing at 4.2 K, the absolute and relative error on
the current are very large at cryogenic temperatures, as shown
in Figs. 6(g) and 6(h). The current is considered in the linear
regime, IDS = −(W/L)µQmVDS , and at constant mobility,
µ, to illustrate this discrepancy. The used Qm including
incomplete ionization is given by
Qm = −γ
√
ni
NA
exp(β) +
ψs
UT
+ F + γ
√
ψs
UT
+ F , (4)
where γ = εsiUT /LD and β = (ψs −Φ∗F − Vch − VSB)/UT .
Fig. 7 validates the VT model from (3) with the experimental
results in a large nMOS at VDS = 5 mV with negligible DIBL.
V. CONCLUSION
The increase of VT down to 4.2 K is physically explained
by Eg widening and Fermi-Dirac scaling. This leads to a
strong decrease in ni and thus increase in the inversion
threshold 2ΦF. Bulk incomplete ionization or freezeout makes
the threshold 2ΦF − ∆ΦF, where ∆ΦF is temperature- and
doping-dependent. Although in mV-range, ∆ΦF is significant
for the cryogenic current. The process of field-assisted dopant
ionization is negligible at inversion threshold. Good agreement
is obtained between the VT model and the experimental results.
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